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UNBOUNDED ‘HARDWARE IS EQUIVALENT TO 
DETERMINISTIC TURING MACHINES* 
Bernard CHAZELLE and Louis MONIER 
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Abstract. The purpose of this paper is to investigate models of computation from a realistic 
, viewpoint. We introduce the concept of physical computation as opposed to functional computa- 
tion, and by referring to the laws of physics we study the basic criteria which a model of 
computation must meet in order to be realistic. With this formal apparatus, we define a very 
general, realistic model of planar, digital circuits, which allows for full parallelism. This model 
is especially well suited to describe systolic architectures. Actually, the assumption of planarity 
serves only practical purposes, and can be removed without altering our main results. We compare 
the complexity classes in this parallel model with those associated with sequential models such 
as the Deterministic Turing Machine (DTM) model. Our main result is that both models are 
space and time equivalent in the polynomial class. In particular, any circuit can be simulated in 
polynomial time on a DTM. One consequence is that unbounded hardware does not make 
NP-hardness tractable. We also address the issue of area-time tradeoffs and show that the area 
of a circuit can always be bounded by a polynomial function of the sequential time. 
1. Introducth 
Among the various models which have been defined to describe the behavior of 
digital computing devices, Turing machines and RAMS (Aho et al. [l]) are the 
most commonly used, and stand out as best illustrating the essentially functional 
nattire of these models. By this statement, we mean that the main assumptions in 
these models are based on the mathematical rather than physical nature of the 
comp:>tations. Informally these models are said to be sequential if the number of 
bits processed at each step is bounded by a constant. 
With the advent of VLSI technology, other models have been introduced, which 
exploit the possibility of unbounded parallelism while trying to remain realistic. 
Previous work has led to computational schemes which fare significantly better 
than the corresponding sequential n.ethods. For example, schemes have been 
proposed to perform complex operations in logarithmic time (Bentley [2], Brent 
and Kung [3], Preparata and Vuillemin [7], Thompson [9]) or even to solve 
NP-complete problems in polynomi.4 time (Mead and Conway [63). Although we 
still believe that these circuits can be efficient for very small problems, we can show 
that they fail to have the expected asymptotic complexity, for the underlying models 
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contradict basic laws of physics by making the dubious assumption that the trans- 
mission of information is instantaneous. 
To remedy these flaws, a very general model of circuit has been recently proposed 
(Chazelle and Monier [5]), which tries to incorporate fundamental physical con- 
straints. 3n this paper we will give an equivalent formulation of this model in a 
form suitable for simulation purposes. We will use this canonical description to 
simulate any computing circuit on a Deterministic Turing Machine (DTM), from 
which we will prove the relation 
Parallel Polynomial Time (Space) = Sequential Polyrzomial Time (Space ). 
One consequence of this equivalence is the dismissal of any scheme aimed at 
cracking NP-hard problems with use of high parallelism (Mead and Conway [4]). 
The physical nature of a realistic model also leads to take a new approach to the 
question of area-time tradeoffs. We will show that a circuit used to solve a problem 
can always be assumed to have an area bounded by a polynomial in the sequential 
time required to solve this problem: a circuit too large cannot be used effectively. 
Thus ail area-time tradeoffs are only valid for a limited range and, more practically, 
increasing parallelism does not systematically help. 
2. Parallel vs. sequential models 
The general model of physical computation which we will consider has been 
described in previous work (Chazeiie and Monier [5]). We recall that it is a model 
for planar, digital computing devices, and that it is merely a refinement of former 
models (Brent and Kung [4], Savage [8], Thompson [IO], Vuiilemin [ll]). This 
model, called iterative, adds the following important assumption: the propagation 
speed of information is bounded by a constant. We briefly sketch the main charac- 
teristics of the model. 
-- The information is digital (binary) and encoded by the value of a physical 
parameter at specified times and locations. 
- A circuit computes a boolean function ()I ], . . . , y,,? I= F(sl, . . . . s,, L The: size of 
a problem is the total number of input and output bits. Note that if inputs are 
duplicated, the size must reflect the duplications. 
-- A circuit is a planar layout of a directed graph, where the nodes are finite-state- 
stomata t FSA) and the edges are wires. The inputs and outputs of the FSAs art: 
‘ntrolean values stored at the endpoints of the wires, and we can assume long wires 
to be decomposed into unit-length segments connected by nodes computing the 
identity function. This allows us to associate each wire with exactly one variable, 
and thus assume that it has unit bandwidth. 
(‘ommunicatin_u. information with the outside of the circuit takes place at special 
no&5 called I/O ports and iocated on the boundary of the circuit. 
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- Both the area A and the time of computation T have quantized units, usually 
denot& by h and T. A node performs an operation in at least unit time 7, and it 
has an area at least A*. Similarly, wires have width at least A, and they transmit 
information at bounded speed. 
The iterative model described above is a physical parallel model, since an arbitrary 
number of bits is processed at any instant. We notice its similarity with 3 cellular 
automaton, except for the I/O conventions, and we believe that this mode:1 is suited 
to describe any planar, digi’al, physical machine. From now on, we will refer to it 
as ;A ‘circuit model’. We may observe that this model is remarkably suited for the 
so-called systolic circuits, since they use only local communications. 
On the other side of the spectrum, functional models like Randoln Access 
Machine or Deterministic Turing Machine are said to be sequential, since the 
number of bits modified at any time is always bounded by a constant. Simulation 
between sequential machines has been well-studied, and we wish now to extend 
this work to physical parallel models, i.e., compare the complexity of problems in 
a sequential and parallel model. 
3. Simulating parallel and sequential machines 
We begin by showing how to simulate a circuit on a DTM. Our main result can 
be stated as follows. 
Theorem 1. Any circuit solving a proWvrn of size N in time T and area A can be 
simulated on a two-dimensional Turirlg machine in sequential ‘time TF = O( NT’), 
using the same area. 
Proof. The crux of the argument relies on the bounded propagarlor, speed of 
information. At any time T after the beginning of the computation, consider the 
number A(T) of actzke nodes, i.e., nodces whose state may have been possibly 
altered since the start. The convention adopted in regard to the actual size of a 
problem implies that at time T = 0, A(T) = O(N). Since on the other hand, over 
a period of time T, the information diffusing from the input ports can cover an 
area at most O{NT’), it follows that A( T I = 0(NT2). 
Next we show how to simulate each unit of parallel time on a two-dimensional 
Turing machine. The idea is to move the head of the machine on a planar structure 
which encodes the state of the circuit. Since each node has a number of inputs, 
outputs, an;1 states bounded by 2 constant, it can be encoded on a fixed size square 
and simulated in constant time; similarly we can decompose the wires in segments 
of unit length, encode each segme:rt on a square and simulate each of them in 
constant time, as shown in Fig. 1. 
The only difficulty is to move the head efficiently. Since the active part of the 
circuit h:is area at most O(NT’), and since its location is known (inside circles of 








Fig. 1. Encoding a circuit on a 2D Turing machine. 
radius O(T), centered at the input ports), ,? simple approximation of a traveling 
salesman tour of all these nodes and wires can be used to route the head. Note 
that we can encode the tour on the 2D-tape of the DTM SO that only local checking 
enables the head to update the current cell and determine its next move-see 
Fig. 2. 
Fig. 2. Simulation of a circuit o< a DTM. 
We conclude by observing that if the active part of a circuit is not connected 
(the circuit being thus artificially large), we can remove all inactive parts and have 
the entire working tape fit into a rectangular grid of area O(NT’). As a result, 
cvcry unit of parallel time can be simulated on the Turing machine i;r time O(NT?, 
and the arr:a of the 2D tape will be at most proportional to the area A of the circui;. 
Ii follows that the entire simulation requires time T, = O(W”), which completes 




We next set out to bridge the gap between physicG and functional computation 
by tackling the converse opc:ation, that is, simulat?.ilg a DTM on a circuit. Foj our 
purposes., it suffices to consider only a one-track. one-head DTM. 
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Theorem 2. Any DTM with one track and one head ivhich computes a function in 
time Twith a tape of length L can be simulated on a circuit of area O(L) in time O(T). 
Proof. In fact, we will show that a DTM is only a special instance of a circuit. To 
simulate a Turing machine, we can use a ladder-like circuit as shown in Fig. 3, 
where one chain simulates the tape (memory), and the other is a duplkation of the 
state control mechanism (processors). 
Fig. 3. A circuit implementation of a DTM. 
Each square of the tape is represented by a node able to memorize one symbol. 
Every such square is connected to a finite-state-automaton simulating the head of 
the DTM. At any moment, only one head (represented in bold-face on Fig. 3) is 
active: it reads the symbol, changes its state, writes another symbol and fnoves, 
i.e., copies its state into the appropriate neighbor, which then becomes active. The 
initially non-blank portion of the tape is first loaded through input ports in unit 
time, and the result of the computation is output in the same way. q 
It turns out that we can describe any realistic digital (planar) machine as a circuit: 
a one-dimensional or two-dimensional Turing machine, a Von Neumann machine, 
a vector machine or a cellular automaton are all mere instances of planar circuits. 
However, the model of VLSI circuit defined originally in (Thompson [lo]) and 
used for small circuits is not equivalent to our model, since, it neglects the cost of 
information transmission, and is thus not realistic from an asymptotic point of view. 
The phvAca1 nature of a circuit is bound to frustrate many hopes and kill grandiose 
plans: t‘,ee-schemes for performing computations in logarithmic time, or trivial 
brute-force methods to attack NP-hard problems, should no longer be sought. 
Ac:ually, the use of’ high parallelism does not change the classes of complexity, 
?nd no circuit can implement a non-deterministic Turing machine, using an 
exponential number of processors in polynomial time. 
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4. Relation between area and time 
A well-known para;digm concerns the area-time tradeoffs: the larger the circuit, 
the shorter the compitation time. We will show that this is not always true, and 
that for any problem there exists a maximal circuit size over which the circuit 
becomes slower than a sequential machine (DTM for example). For simplicity, we 
will omit constant factors in this section. 
Theorem 3. Consider a problem of size Nsolvable in time T, on a sequential machine. 
If a circuit using k processors is able to solve the same problem in time T s TS, we 
must have k s NT:, and the area of the circuit can be at most A = N2Tz. 
Proof. As a consequence of the bounded speed for propagating information, in 
time T, no more than NT2 nodes can be active, which imposes a great limit to the 
number of processors actually used during the computation, i.e., k d NT:. The 
bound on the area is a consequence of the convexity of circuits. In order to maximize 
the area, the N input ports can be allowed to lie on the boundary of (say) a square, 
and since the distance between two consecutive ports cannot exceed T without 
obvious waste of space, the area is O(NT)*, hence O(N2Tz ). IJ 
This result may seem somewhat paradoxical, but it simply states that for a physical 
machine, the;e exists a relation between the computation time and the area that 
can be active during this time. 
3. Extensions 
The results we have shown are mostly theoretical. Although we may legitimately 
claim that the model used to describe a circuit is realistic and consistent, it is still 
a model and only a model, that is, a framework which idealizes the behavior of a 
computirlg device. We must keep in mind that all circuits and computers actually 
built are s17zai1, and therefore asymptotic analysis is not suited to give a faithful 
account of t!leir behavior. Since the parameters used in practice (i.e., size of a 
problem, area, time) lie in a relatively small range of values, parasitic effects may 
become predominant: for example it is possible that tree-based schemes yield 
computation times proportional to the logarithm of the problem size within a certain 
range. The question is whether or not this range is large enough to cover all real 
problems, in which case our asymptotic model may become too restrictive to give 
good estimates of the circuit performance. 
If we are interested in asymptotic results, however, we must take great care in 
choosing the model: one suited only for approximations could lead to aberrant 
results. 
It is ncvcrtheless interesting to notice that our model favors the schemes with 
IocA ~0mmlmications only, e.g., systolic architectures. Since communication at any 
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level-chip or multiprocessor- seems to be a bottleneck more serious than 
computation itself, such a model could give simple guidelines for designing simple 
and efficient architectures. 
Another point of discussion concerns the planarity assumption. We have 
described a model of planar circuit, mainly because present technologies restrict 
us to such circuits. This situation may however change in the near future. We must 
then be aware of one important parameter which should be included in a three- 
dimensional model: the energy. If we assume that a node changing its state uses 
one unit of energy, we must be ready to face the problem of energy dissipation. 
For example a mesh of nodes continually active uses an energy proportional to its 
volume, but can dissipate an energy which is at most proportional to its area. There 
follows a limit on the size of such circuits. Thus, new constraints may appear in a 
realistic model of three-dimensional circuits. 
It is however simple to extend our model to three dimensions. It will actually 
give similar results. For example, a 3D-circuit could be simulated in tirne 0(NT4) 
on a three-dimensional Turing machine using the same amount of space and, in 
fact, our main result still holds, i.e., any circuit-even three-dimensional-is 
equivalent to a DTM in the polynomial class. 
6. Conclusions 
We have designed a model of computation for digital machines that does not 
violate the law< of physics. Compared with previous models for unbounded hard- 
ware, (e.g., VLSI), we added only th.2 asGumption ihat the speed of information 
propagation IS bounded by a constant. This is sufficient to cause major modifications 
into previous res;rlts, since any physical computing machine actually behaves like 
a cellular automaton. The main contribution of this paper has been to show that 
any realistic model of digital machine is polynomially equivalent to any sequential 
machine (e.g., DTM). As a consequence, NP-hard problems remain intractable, 
even with the use of an unbounded amount of hardware. 
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